STM32 Blue Pill Drivers
Drivers that could be used to interface and interact with STM32F103C8T6 Microcontroller
Loading...
Searching...
No Matches
t_RCC_RegisterMap Struct Reference

RCC Register Map. More...

#include "MCAL/RCC/RCC_private.h"

+ Collaboration diagram for t_RCC_RegisterMap:

Data Fields

t_RCC_CR CR
 Clock control register. More...
 
t_RCC_CFGR CFGR
 Clock configuration register. More...
 
t_RCC_CIR CIR
 Clock interrupt register. More...
 
t_RCC_APB2RSTR APB2RSTR
 RCC APB2 peripheral reset register. More...
 
t_RCC_APB1RSTR APB1RSTR
 RCC APB1 peripheral reset register. More...
 
t_RCC_AHBENR AHBENR
 RCC AHB peripheral clock register. More...
 
t_RCC_APB2ENR APB2ENR
 RCC APB2 peripheral clock enable register. More...
 
t_RCC_APB1ENR APB1ENR
 RCC APB1 peripheral clock enable register. More...
 
t_RCC_BDCR BDCR
 RCC Backup domain control register. More...
 
t_RCC_CSR CSR
 RCC Control/status register. More...
 

Detailed Description

RCC Register Map.

Field Documentation

◆ CR

Clock control register.

◆ CFGR

t_RCC_CFGR CFGR

Clock configuration register.

◆ CIR

t_RCC_CIR CIR

Clock interrupt register.

◆ APB2RSTR

t_RCC_APB2RSTR APB2RSTR

RCC APB2 peripheral reset register.

◆ APB1RSTR

t_RCC_APB1RSTR APB1RSTR

RCC APB1 peripheral reset register.

◆ AHBENR

t_RCC_AHBENR AHBENR

RCC AHB peripheral clock register.

◆ APB2ENR

t_RCC_APB2ENR APB2ENR

RCC APB2 peripheral clock enable register.

◆ APB1ENR

t_RCC_APB1ENR APB1ENR

RCC APB1 peripheral clock enable register.

◆ BDCR

t_RCC_BDCR BDCR

RCC Backup domain control register.

◆ CSR

t_RCC_CSR CSR

RCC Control/status register.


The documentation for this struct was generated from the following file: