STM32 Blue Pill Drivers
Drivers that could be used to interface and interact with STM32F103C8T6 Microcontroller
Loading...
Searching...
No Matches
t_RCC_APB1ENR Struct Reference

RCC APB1 peripheral clock enable register. More...

#include "MCAL/RCC/RCC_private.h"

+ Collaboration diagram for t_RCC_APB1ENR:

Data Fields

t_u32 TIM2EN: 1
 Timer 2 clock enable. More...
 
t_u32 TIM3EN: 1
 Timer 3 clock enable. More...
 
t_u32 TIM4EN: 1
 Timer 4 clock enable. More...
 
t_u32 TIM5EN: 1
 Timer 5 clock enable. More...
 
t_u32 TIM6EN: 1
 Timer 6 clock enable. More...
 
t_u32 TIM7EN: 1
 Timer 7 clock enable. More...
 
t_u32 __pad0__: 5
 Reserved bit(s) More...
 
t_u32 WWDGEN: 1
 Window watchdog clock enable. More...
 
t_u32 __pad1__: 2
 Reserved bit(s) More...
 
t_u32 SPI2EN: 1
 SPI 2 clock enable. More...
 
t_u32 SPI3EN: 1
 SPI 3 clock enable. More...
 
t_u32 __pad2__: 1
 Reserved bit(s) More...
 
t_u32 USART2EN: 1
 USART 2 clock enable. More...
 
t_u32 USART3EN: 1
 USART 3 clock enable. More...
 
t_u32 UART4EN: 1
 UART 4 clock enable. More...
 
t_u32 UART5EN: 1
 UART 5 clock enable. More...
 
t_u32 I2C1EN: 1
 I2C 1 clock enable. More...
 
t_u32 I2C2EN: 1
 I2C 2 clock enable. More...
 
t_u32 USBEN: 1
 USB clock enable. More...
 
t_u32 __pad3__: 1
 Reserved bit(s) More...
 
t_u32 CANEN: 1
 CAN clock enable. More...
 
t_u32 __pad4__: 1
 Reserved bit(s) More...
 
t_u32 BKPEN: 1
 Backup interface clock enable. More...
 
t_u32 PWREN: 1
 Power interface clock enable. More...
 
t_u32 DACEN: 1
 DAC interface clock enable. More...
 
t_u32 __pad5__: 2
 Reserved bit(s) More...
 

Detailed Description

RCC APB1 peripheral clock enable register.

Field Documentation

◆ TIM2EN

t_u32 TIM2EN

Timer 2 clock enable.

This field enables the Timer 2 clock

◆ TIM3EN

t_u32 TIM3EN

Timer 3 clock enable.

This field enables the Timer 3 clock

◆ TIM4EN

t_u32 TIM4EN

Timer 4 clock enable.

This field enables the Timer 4 clock

◆ TIM5EN

t_u32 TIM5EN

Timer 5 clock enable.

This field enables the Timer 5 clock

◆ TIM6EN

t_u32 TIM6EN

Timer 6 clock enable.

This field enables the Timer 6 clock

◆ TIM7EN

t_u32 TIM7EN

Timer 7 clock enable.

This field enables the Timer 7 clock

◆ __pad0__

t_u32 __pad0__

Reserved bit(s)

Attention
This field is reserved and must be kept at reset value.

◆ WWDGEN

t_u32 WWDGEN

Window watchdog clock enable.

This field enables the Window watchdog clock

◆ __pad1__

t_u32 __pad1__

Reserved bit(s)

Attention
This field is reserved and must be kept at reset value.

◆ SPI2EN

t_u32 SPI2EN

SPI 2 clock enable.

This field enables the SPI 2 clock

◆ SPI3EN

t_u32 SPI3EN

SPI 3 clock enable.

This field enables the SPI 3 clock

◆ __pad2__

t_u32 __pad2__

Reserved bit(s)

Attention
This field is reserved and must be kept at reset value.

◆ USART2EN

t_u32 USART2EN

USART 2 clock enable.

This field enables the USART 2 clock

◆ USART3EN

t_u32 USART3EN

USART 3 clock enable.

This field enables the USART 3 clock

◆ UART4EN

t_u32 UART4EN

UART 4 clock enable.

This field enables the UART 4 clock

◆ UART5EN

t_u32 UART5EN

UART 5 clock enable.

This field enables the UART 5 clock

◆ I2C1EN

t_u32 I2C1EN

I2C 1 clock enable.

This field enables the I2C 1 clock

◆ I2C2EN

t_u32 I2C2EN

I2C 2 clock enable.

This field enables the I2C 2 clock

◆ USBEN

t_u32 USBEN

USB clock enable.

This field enables the USB clock

◆ __pad3__

t_u32 __pad3__

Reserved bit(s)

Attention
This field is reserved and must be kept at reset value.

◆ CANEN

t_u32 CANEN

CAN clock enable.

This field enables the CAN clock

◆ __pad4__

t_u32 __pad4__

Reserved bit(s)

Attention
This field is reserved and must be kept at reset value.

◆ BKPEN

t_u32 BKPEN

Backup interface clock enable.

This field enables the Backup interface clock

◆ PWREN

t_u32 PWREN

Power interface clock enable.

This field enables the Power interface clock

◆ DACEN

t_u32 DACEN

DAC interface clock enable.

This field enables the DAC interface clock

◆ __pad5__

t_u32 __pad5__

Reserved bit(s)

Attention
This field is reserved and must be kept at reset value.

The documentation for this struct was generated from the following file: