STM32 Blue Pill Drivers
Drivers that could be used to interface and interact with STM32F103C8T6 Microcontroller
Loading...
Searching...
No Matches
t_RCC_CFGR Struct Reference

RCC clock configuration register. More...

#include "MCAL/RCC/RCC_private.h"

+ Collaboration diagram for t_RCC_CFGR:

Data Fields

t_u32 SW: 2
 System clock switch. More...
 
t_u32 SWS: 2
 System clock switch status. More...
 
t_u32 HPRE: 4
 AHB prescaler. More...
 
t_u32 PPRE1: 3
 APB Low speed prescaler (APB1) More...
 
t_u32 PPRE2: 3
 APB high-speed prescaler (APB2) More...
 
t_u32 ADCPRE: 2
 ADC prescaler. More...
 
t_u32 PLLSRC: 1
 PLL entry/input clock source. More...
 
t_u32 PLLXTPRE: 1
 LSB of PLL division factor PREDIV1. More...
 
t_u32 PLLMUL: 4
 PLL multiplication factor. More...
 
t_u32 USBPRE: 1
 USB prescaler. More...
 
t_u32 __pad0__: 1
 Reserved bit(s) More...
 
t_u32 MCO: 3
 Microcontroller clock output. More...
 
t_u32 __pad1__: 5
 Reserved bit(s) More...
 

Detailed Description

RCC clock configuration register.

Field Documentation

◆ SW

t_u32 SW

System clock switch.

Select the system clock source

◆ SWS

t_u32 SWS

System clock switch status.

These bits are set and cleared by hardware to inform about which clock source is used as the system clock

Warning
This field is read-only

◆ HPRE

t_u32 HPRE

AHB prescaler.

Configure the AHB clock (HCLK) prescaler

◆ PPRE1

t_u32 PPRE1

APB Low speed prescaler (APB1)

Configure the APB1 clock (PCLK1) prescaler

Warning
Max frequency for APB1 is 36 MHz

◆ PPRE2

t_u32 PPRE2

APB high-speed prescaler (APB2)

Configure the APB2 clock (PCLK2) prescaler

Warning
Max frequency for APB2 is 72 MHz

◆ ADCPRE

t_u32 ADCPRE

ADC prescaler.

Configure the ADC clock (ADCCLK) prescaler

Warning
Max frequency for ADC is 14 MHz

◆ PLLSRC

t_u32 PLLSRC

PLL entry/input clock source.

Select the PLL input clock source

◆ PLLXTPRE

t_u32 PLLXTPRE

LSB of PLL division factor PREDIV1.

Select the LSB of the division factor for PLL input clock

◆ PLLMUL

t_u32 PLLMUL

PLL multiplication factor.

Configure the PLL multiplication factor

◆ USBPRE

t_u32 USBPRE

USB prescaler.

Configure the USB clock (USBCLK) prescaler

◆ __pad0__

t_u32 __pad0__

Reserved bit(s)

Attention
This field is reserved and must be kept at reset value.

◆ MCO

t_u32 MCO

Microcontroller clock output.

Configure the MCO clock

◆ __pad1__

t_u32 __pad1__

Reserved bit(s)

Attention
This field is reserved and must be kept at reset value.

The documentation for this struct was generated from the following file: