STM32 Blue Pill Drivers
Drivers that could be used to interface and interact with STM32F103C8T6 Microcontroller
Loading...
Searching...
No Matches
t_RCC_APB2ENR Struct Reference

RCC APB2 peripheral clock enable register. More...

#include "MCAL/RCC/RCC_private.h"

+ Collaboration diagram for t_RCC_APB2ENR:

Data Fields

t_u32 AFIOEN: 1
 Alternate function I/O clock enable. More...
 
t_u32 __pad0__: 1
 Reserved bit(s) More...
 
t_u32 IOPAEN: 1
 I/O port A clock enable. More...
 
t_u32 IOPBEN: 1
 I/O port B clock enable. More...
 
t_u32 IOPCEN: 1
 I/O port C clock enable. More...
 
t_u32 IOPDEN: 1
 I/O port D clock enable. More...
 
t_u32 IOPEEN: 1
 I/O port E clock enable. More...
 
t_u32 IOPFEN: 1
 I/O port F clock enable. More...
 
t_u32 IOPGEN: 1
 I/O port G clock enable. More...
 
t_u32 ADC1EN: 1
 ADC 1 interface clock enable. More...
 
t_u32 ADC2EN: 1
 ADC 2 interface clock enable. More...
 
t_u32 TIM1EN: 1
 TIM1 Timer clock enable. More...
 
t_u32 SPI1EN: 1
 SPI 1 clock enable. More...
 
t_u32 __pad1__: 1
 Reserved bit(s) More...
 
t_u32 USART1EN: 1
 USART1 clock enable. More...
 
t_u32 ADC3EN: 1
 ADC 3 interface clock enable. More...
 
t_u32 __pad2__: 16
 Reserved bit(s) More...
 

Detailed Description

RCC APB2 peripheral clock enable register.

Field Documentation

◆ AFIOEN

t_u32 AFIOEN

Alternate function I/O clock enable.

This field enables the alternate function I/O clock

◆ __pad0__

t_u32 __pad0__

Reserved bit(s)

Attention
This field is reserved and must be kept at reset value.

◆ IOPAEN

t_u32 IOPAEN

I/O port A clock enable.

This field enables the I/O port A clock

◆ IOPBEN

t_u32 IOPBEN

I/O port B clock enable.

This field enables the I/O port B clock

◆ IOPCEN

t_u32 IOPCEN

I/O port C clock enable.

This field enables the I/O port C clock

◆ IOPDEN

t_u32 IOPDEN

I/O port D clock enable.

This field enables the I/O port D clock

◆ IOPEEN

t_u32 IOPEEN

I/O port E clock enable.

This field enables the I/O port E clock

◆ IOPFEN

t_u32 IOPFEN

I/O port F clock enable.

This field enables the I/O port F clock

◆ IOPGEN

t_u32 IOPGEN

I/O port G clock enable.

This field enables the I/O port G clock

◆ ADC1EN

t_u32 ADC1EN

ADC 1 interface clock enable.

This field enables the ADC 1 interface clock

◆ ADC2EN

t_u32 ADC2EN

ADC 2 interface clock enable.

This field enables the ADC 2 interface clock

◆ TIM1EN

t_u32 TIM1EN

TIM1 Timer clock enable.

This field enables the TIM1 Timer clock

◆ SPI1EN

t_u32 SPI1EN

SPI 1 clock enable.

This field enables the SPI 1 clock

◆ __pad1__

t_u32 __pad1__

Reserved bit(s)

Attention
This field is reserved and must be kept at reset value.

◆ USART1EN

t_u32 USART1EN

USART1 clock enable.

This field enables the USART1 clock

◆ ADC3EN

t_u32 ADC3EN

ADC 3 interface clock enable.

This field enables the ADC 3 interface clock

◆ __pad2__

t_u32 __pad2__

Reserved bit(s)

Attention
This field is reserved and must be kept at reset value.

The documentation for this struct was generated from the following file: